1. Critically evaluate the technologies and design

1. Critically evaluate the technologies and design techniques used in electronic circuit and system design.

The primary theme of the paper is 1. Critically evaluate the technologies and design techniques used in electronic circuit and system design. in which you are required to emphasize its aspects in detail. The cost of the paper starts from $129 and it has been purchased and rated 4.9 points on the scale of 5 points by the students. To gain deeper insights into the paper and achieve fresh information, kindly contact our support.

 

 

 

FACULTY OF COMPUTING, ENGINEERING and SCIENCE

Final mark awarded:_____

 

 

Module Title:

Analogue and Digital Electronics 2

 

Assessment Title and Tasks:

Sequential Logic Design. (Referral

Assessment No.

e.g. 2

No. of pages submitted in total including this page: 

Completed by student

Word Count of submission

(if applicable): Completed by student

 

 

 

       

 

Part A: Record of Submission (to be completed by Student)

 

Extenuating Circumstances

If there are any exceptional circumstances that may have affected your ability to undertake or submit this assignment, make sure you contact the Advice Centre on your campus prior to your submission deadline.

 

 

Fit to sit policy:

The University operates a fit to sit policy whereby you, in submitting or presenting yourself for an assessment, are declaring that you are fit to sit the assessment.  You cannot subsequently claim that your performance in this assessment was affected by extenuating factors. 

 

 

Plagiarism and Unfair Practice Declaration:

By submitting this assessment, you declare that it is your own work and that the sources of information and material you have used (including the internet) have been fully identified and properly acknowledged as required[1].  Additionally, the work presented has not been submitted for any other assessment.  You also understand that the Faculty reserves the right to investigate allegations of plagiarism or unfair practice which, if proven, could result in a fail in this assessment and may affect your progress.

 

 

Details of Submission:

Note that all work handed in after the submission date and within 5 working days will be capped at 40%[2].  No marks will be awarded if the assessment is submitted after the late submission date unless extenuating circumstances are applied for and accepted (Advice Centre to be consulted).

Work should be submitted as detailed in your student handbook. You are responsible for checking the method of submission.

 

You are required to acknowledge that you have read the above statements by writing your student number (s) in the box:

 

Student Number(s):

 

 

Part B: Marking and Assessment

(to be completed by Module Lecturer)

 

Assessment Task:

 

Scenario: You are to design synchronous and asynchronous circuits that will allow the following requirements to be met.

Tasks:

  1. Packet number checking

A synchronous sequential machine is to have a single input line and a single output line. The circuit is to receive messages of 4-bit words coded in binary (least significant bit first). The purpose of the circuit is to detect whether the number coming in is a prime number (divisible by only itself and 1). Thus, the output is to become 1 whenever a 4-bit word does represent a valid prime number. At the end of each word the machine is to return to the reset starting state.

Steps:

1) Draw a State Diagram (Mealy) and check for redundancies

2) Then assign binary State Identifiers.

3) Make a Next State Truth Table (NSTT)

4) Select a bistable type

5) Determine expressions for the bistable inputs

6) Determine expressions for the outputs

2. Monitoring System

A monitoring system sends a fixed duration positive going pulses to a device to ensure that it is operating correctly. The device will respond by lowering its normally high line as soon as it receives the pulse then raising the line again within the 1ms if working correctly. If the device line doesn’t respond correctly by not raising the line or raising it then lowering it within the pulse period an alarm must occur. No response is not an alarm condition.

 

1) Carry out a design for the asynchronous system that will realise the requirements up to the point where internal conditions are designated to the lines in the merged table. 

2) Explain what the designer would have to do to ensure the system was hazard free and the output was as short as possible. 

 

1. Critically evaluate the technologies and design techniques used in electronic circuit and system design.

2. Design electronic circuits and systems using appropriate modern technologies and techniques to meet technical and commercial specifications


[1] University Academic Integrity Regulations

[2] Information on exclusions to this rule is available from Campus Advice Shops

100% Plagiarism Free & Custom Written
Tailored to your instructions